Monografie
WCET and mixed-criticality: what does confidence in WCET estimations depend upon?
- Sprache
-
Englisch
- Identifier
-
1205258760
- Reihe
-
OpenAccess Series in Informatics (OASIcs); 47
- Beteiligte Personen und Organisationen
-
Altmeyer, Sebastian
Lisper, Björn
Maiza, Claire
Reineke, Jan
Rochange, Christine
Cazorla, Francisco J.
- DOI
-
10.4230/OASIcs.WCET.2015.65
- URN
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
21.03.20242024, 05:05 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Monografie
Beteiligte
- Altmeyer, Sebastian
- Lisper, Björn
- Maiza, Claire
- Reineke, Jan
- Rochange, Christine
- Cazorla, Francisco J.
Ähnliche Objekte (12)
Advanced Scheduling Techniques for Mixed-Criticality Systems
Communication security for distributed mixed-criticality systems
Mixed criticality systems with varying context switch costs
Certification-Cognizant Mixed-Criticality Scheduling in Time-Triggered Systems
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Development and certification of dependable mixed-criticality embedded systems
Integration Methods for Host Intrusion Detection into Embedded Mixed-Criticality Systems
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Quality-of-Service Aware Design and Management of Embedded Mixed-Criticality Systems
Architecture design for distributed mixed-criticality systems based on multi-core chips
Estimations approximatives
Liste des Estimations
Advanced Scheduling Techniques for Mixed-Criticality Systems
Communication security for distributed mixed-criticality systems
Mixed criticality systems with varying context switch costs
Certification-Cognizant Mixed-Criticality Scheduling in Time-Triggered Systems
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Development and certification of dependable mixed-criticality embedded systems
Integration Methods for Host Intrusion Detection into Embedded Mixed-Criticality Systems
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Quality-of-Service Aware Design and Management of Embedded Mixed-Criticality Systems
Architecture design for distributed mixed-criticality systems based on multi-core chips
Estimations approximatives
Liste des Estimations
Advanced Scheduling Techniques for Mixed-Criticality Systems
Communication security for distributed mixed-criticality systems
Mixed criticality systems with varying context switch costs
Certification-Cognizant Mixed-Criticality Scheduling in Time-Triggered Systems
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Development and certification of dependable mixed-criticality embedded systems
Integration Methods for Host Intrusion Detection into Embedded Mixed-Criticality Systems
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Quality-of-Service Aware Design and Management of Embedded Mixed-Criticality Systems
Architecture design for distributed mixed-criticality systems based on multi-core chips
Estimations approximatives