Monografie
Architecture design for distributed mixed-criticality systems based on multi-core chips
- Sprache
-
Englisch
- Identifier
-
1136132236
- Thema
-
Netzwerktopologie ; Sicherheitskritisches System ; Mehrkernprozessor ; Scheduling ; Zeitgesteuertes System; Hochschulschrift
- Beteiligte Personen und Organisationen
- URN
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
26.01.2023, 13:55 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Monografie
Beteiligte
Ähnliche Objekte (12)
Communication security for distributed mixed-criticality systems
Predictable transactional memory architecture for hierarchical mixed-criticality systems
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Advanced Scheduling Techniques for Mixed-Criticality Systems
Architecture and Performance Analysis of a Multi-Generation SDRAM Controller for Mixed Criticality Systems
Mixed criticality systems with varying context switch costs
OSS architecture for mixed-criticality systems – a dual view from a software and system engineering perspective
Certification-Cognizant Mixed-Criticality Scheduling in Time-Triggered Systems
Development and certification of dependable mixed-criticality embedded systems
TIMEA: Time-triggered message-based multicore architecture for AUTOSAR
Integration Methods for Host Intrusion Detection into Embedded Mixed-Criticality Systems
A highly dependable, analog multi-core mixed-signal task distribution system
Communication security for distributed mixed-criticality systems
Predictable transactional memory architecture for hierarchical mixed-criticality systems
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Advanced Scheduling Techniques for Mixed-Criticality Systems
Architecture and Performance Analysis of a Multi-Generation SDRAM Controller for Mixed Criticality Systems
Mixed criticality systems with varying context switch costs
OSS architecture for mixed-criticality systems – a dual view from a software and system engineering perspective
Certification-Cognizant Mixed-Criticality Scheduling in Time-Triggered Systems
Development and certification of dependable mixed-criticality embedded systems
TIMEA: Time-triggered message-based multicore architecture for AUTOSAR
Integration Methods for Host Intrusion Detection into Embedded Mixed-Criticality Systems
A highly dependable, analog multi-core mixed-signal task distribution system
Communication security for distributed mixed-criticality systems
Predictable transactional memory architecture for hierarchical mixed-criticality systems
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Advanced Scheduling Techniques for Mixed-Criticality Systems
Architecture and Performance Analysis of a Multi-Generation SDRAM Controller for Mixed Criticality Systems
Mixed criticality systems with varying context switch costs
OSS architecture for mixed-criticality systems – a dual view from a software and system engineering perspective
Certification-Cognizant Mixed-Criticality Scheduling in Time-Triggered Systems
Development and certification of dependable mixed-criticality embedded systems
TIMEA: Time-triggered message-based multicore architecture for AUTOSAR
Integration Methods for Host Intrusion Detection into Embedded Mixed-Criticality Systems